

# ColdFire

Babak Kia  
Adjunct Professor  
Boston University  
College of Engineering  
Email: bkia@bu.edu



ENG SC757 - Advanced Microprocessor Design

---

---

---

---

---

---

---

---

# Overview

- The MCF5272 ColdFire is a 32-bit, 66 MHz processor based on the Version 2 ColdFire Core
- 4K Internal SRAM
- 16K Internal ROM
- 1K Instruction Cache
- Fully static operation with stop and sleep mode
- Individual module clock enables
- Very rapid response times to Interrupts from low power and sleep modes
- Software-controlled disable of external clock input for virtually zero power consumption
- Operating voltage of 3.3 v

2

---

---

---

---

---

---

---

---

# Peripherals

- IEEE 802.3 compliant 10/100 Fast Ethernet Controller (FEC), with dedicated DMA
- USB 1.1 device controller and transceiver
- 4 TDM ports
- PLIC module – Intended for ISDN designs
- QSPI – 16 stacked transfers
- SDRAM controller
- 3 PWM outputs
- 2 UARTs – baud rates up to 5 Mbps
- 1-channel DMA
- 8 chip selects
- 16-bit general purpose I/Os
- 4 16-bit timers and SW watchdog timer

3

---

---

---

---

---

---

---

---







## Exceptions

- **Access Error**
  - Caused by an error when accessing memory
- **Address Error**
  - Caused by addressing an odd instruction address (bit 0 of address is set)
- **Illegal Instruction**
  - Executing illegal opcodes such as 0x0000 and 0x4AFC
- **Divide by Zero**
- **Privilege Violation**
  - Attempted execution of a supervisor mode when in user mode

13

---

---

---

---

---


---

---

---

## Interrupts

- There are four interrupt control registers ICR1-4, which are used to assign interrupt levels to interrupt sources
- The ISR register allows for reading the instantaneous values of an interrupt source
- The PITR specifies transition level of interrupt



14

---

---

---

---

---


---

---

---

## Interrupts

- The PIWR specifies which interrupts can bring the CPU out of sleep mode
- The PIVR specifies which vector number is returned in response to an interrupt acknowledge cycle
- Interrupt Priorities are set through IPL, but if they all have the same IPL, priority is established through:



15

---

---

---

---

---

---

---

---

## Interrupt Priority

| Mnemonic or Portion Thereof                    | Description  |
|--|--|
| INT1, INT2, INT3, INT4, INT5, INT6             | External interrupt signals 1-6.                      |
| TMR0, TMR1, TMR2, TMR3                         | Timers 3-0 from timer module                         |
| USB0, USB1, USB2, USB3, USB4, USB5, USB6, USB7 | USB endpoint 0-7                                     |
| UART1, UART2                                   | UART1, UART2 modules                                 |
| PLIP   | PLIC 2-KHz periodic interrupt, 2B+D data             |
| PLIA   | PLIC asynchronous and maintenance channels interrupt |
| DMA  | DMA controller interrupt                             |
| Mnemonic or Portion Thereof                    | Description  |
| ETx  | Ethernet module transmit data interrupt              |
| ERx  | Ethernet module receive data interrupt               |
| ENTC   | Ethernet module non-time-critical interrupt          |
| QSPI   | Queued serial peripheral interface                   |
| IP[2, 1], IP[0]                                | Interrupt priority level bits 2-0                    |
| PI   | Pending interrupt                                    |
| PDN  | Power down enable                                    |
| WK   | Wake-up enable                                       |
| SWTO   | Software watchdog timer time out                     |

## Interrupt Controller Registers

| MBAR Offset | [31:24]  | [23:16] | [15:8] | [7:0]  |
|-------------|--|---------|--------|--|
| 0x020       | Interrupt control register 1 (ICR1) [p. 7-4]               |         |        |  |
| 0x024       | Interrupt control register 2 (ICR2) [p. 7-4]               |         |        |  |
| 0x028       | Interrupt control register 3 (ICR3) [p. 7-4]               |         |        |  |
| 0x02C       | Interrupt control register 4 (ICR4) [p. 7-4]               |         |        |  |
| 0x030       | Interrupt source register (ISR) [p. 7-4]                   |         |        |  |
| 0x034       | Programmable interrupt transition register (PITR) [p. 7-7] |         |        |  |
| 0x038       | Programmable interrupt -wake-up register (PIWR) [p. 7-4]   |         |        |  |
| 0x03C       | Reserved   |         |        | Programmable interrupt vector register (PIVR) [p. 7-8] |

17

## Interrupt Control Register ICR1

| Field   | 31                  | 30   | 28     | 27      | 26     | 24      | 23     | 22      | 20 | 19 | 18 | 16 |  |
|---|---------------------|--|--------|---------|--------|---------|--------|---------|----|----|----|----|--|
| Reset   | INT1PI              | INT1IPL  | INT2PI | INT2IPL | INT3PI | INT3IPL | INT4PI | INT4IPL |    |    |    |    |  |
| Reset   | 0000_0000_0000_0000 |  |        |         |        |         |        |         |    |    |    |    |  |
| Field   | 15                  | 14   | 12     | 11      | 10     | 8       | 7      | 6       | 4  | 3  | 2  | 0  |  |
| Reset   | TMR0PI              | TMR0IPL  | TMR1PI | TMR1IPL | TMR2PI | TMR2IPL | TMR3PI | TMR3IPL |    |    |    |    |  |
| Reset   | 0000_0000_0000_0000 |  |        |         |        |         |        |         |    |    |    |    |  |
| R/W   | RW                  |  |        |         |        |         |        |         |    |    |    |    |  |
| Addr  | MBAR + 0x020        |  |        |         |        |         |        |         |    |    |    |    |  |
| Bits  | Name                | Description  |        |         |        |         |        |         |    |    |    |    |  |
| 31, 27, 23, 19, 15, 11, 7, 3                      | PI                  | Pending interrupt. Writing a 1 enables the value for the corresponding IPL field to be set. Note for external interrupts only, writing a one to this bit clears the corresponding interrupt latch. The external interrupt must be toggled before another interrupt is latched. For all on-chip interrupt sources, this bit is cleared when the interrupt is cleared in the module registers.<br>0 No interrupt pending<br>1 An interrupt is pending. |        |         |        |         |        |         |    |    |    |    |  |
| 30-28, 26-24, 22-20, 18-16, 14-12, 10-8, 6-4, 2-0 | IPL                 | Interrupt priority level. Specifies the IPL for the corresponding interrupt source. This field can be changed only when a 1 is simultaneously written to the corresponding PI bit.<br>000 The corresponding INT source is inhibited and cannot generate interrupts. The state of the signal can still be read in the ISR.<br>001-111 The corresponding INT source is enabled and generates an interrupt with the indicated priority level.           |        |         |        |         |        |         |    |    |    |    |  |







## Local Memory - SRAM

- The MCF5272 provides a local memory with the following parameters
  - 4K SRAM organized as 1K x 32 bits
  - Sing-cycle access
  - Programmable base address
  - Ideal for use as system stack, or for storing critical code or data

| Address (using MOV/EC) | Name   | Width | Description                | Reset Value                  |
|------------------------|--------|-------|----------------------------|------------------------------|
| 0x002                  | CACR   | 32    | Cache control register     | 0x0000                       |
| 0x004                  | ACR0   | 32    | Access control register 0  | 0x0000                       |
| 0x005                  | ACR1   | 32    | Access control register 1  | 0x0000                       |
| 0xC00                  | ROMBAR | 32    | ROM base address register  | Uninitialized (except V = 0) |
| 0xC04                  | RAMBAR | 32    | SRAM base address register | Uninitialized (except V = 0) |

25

---

---

---

---

---

---

---

---

---

---

## MBAR

- The supervisor-level MBAR register provides a base address for the internal peripherals
- The MBAR[V] bit is cleared by the system at reset time in order to prevent incorrect references before MBAR is set
- All internal peripheral registers occupy a single relocatable memory block along 64K boundaries

| Field   | BA  | — | SC | SD | UC | UD | V |
|---------|---|---|----|----|----|----|---|
| Reset   | Undefined   |   |    |    |    |    | 0 |
| R/W     | W initially through MOV/EC; R/W after initialization in supervisor mode |   |    |    |    |    |   |
| Address | CPU + 0x00CF initially; MBAR + 0x000 after initialization               |   |    |    |    |    |   |

Figure 6-2. Module Base Address Register (MBAR)

26

---

---

---

---

---

---

---

---

---

---

## MBAR

| Bits  | Field | Description  |
|-------|-------|--|
| 31-16 | BA    | Base address. Defines the base address for a 64-Kbyte address range.   |
| 15-5  | —     | Reserved, should be cleared.   |
| 4     | SC    | Setting masks supervisor code space in MBAR address range  |
| 3     | SD    | Setting masks supervisor data space in MBAR address range  |
| 2     | UC    | Setting masks user code space in MBAR address range  |
| 1     | UD    | Setting masks user data space in MBAR address range  |
| 0     | V     | Valid. Determines whether MBAR settings are valid.<br>0: MBAR contents are invalid.<br>1: MBAR contents are valid. |

27

---

---

---

---

---

---

---

---

---

---



# Cache Programming Model

| Address (using MOVEC) | Name | Width | Description               | Reset Value |
|-----------------------|------|-------|---------------------------|-------------|
| 0x002                 | CACR | 32    | Cache control register    | 0x0000      |
| 0x004                 | ACR0 | 32    | Access control register 0 | 0x0000      |
| 0x005                 | ACR1 | 32    | Access control register 1 | 0x0000      |




Figure 4-4. Cache Control Register (CACR)



# Cache Programming Model

| Bit   | Name | Description   |
|-------|------|---|
| 31    | CENB | Cache enable. 0: Cache disabled. The cache is not operational, but data and tags are preserved. 1: Cache enabled. |
| 30-29 | —    | Reserved. Should be cleared.  |
| 28    | CDP  | Disable CPU_L2C, initialization. 0: Cache disabled. 1: Cache enabled.   |


| Bit  | Name | Description  |
|------|------|--|
| 15-0 | CLWP | Control longword lock. Controls the size of the memory region the cache issues to the bus controller for different cache line sizes (64B). |

| Longword address bits |     |     |          |          |
|-----------------------|-----|-----|----------|----------|
| CLWP                  | 63  | 31  | 16       | 0        |
| 00                    | Low | Low | Low      | Longword |
| 01                    | Low | Low | Longword | Longword |
| 10                    | Low | Low | Low      | Low      |

| Bit   | Name | Description  |
|-------|------|--|
| 26-25 | —    | Reserved. Should be cleared.   |
| 24    | CDVA | Cache invalidate all. Setting a 1 to this bit invalidates entire cache. Invalidates the caches are not shared or present on the target node. 0: No invalidation performed. 1: Invalidates all caches. The cache controller sequentially issues 1 to all cache controllers and issues all cache invalidate requests, at which point, CDVA is automatically cleared. This operation takes six clock cycles.  |
| 23-11 | —    | Reserved. Should be cleared.   |
| 10    | CEB  | Default non-cacheable to buffer. Determines if the 64-bit buffer can store non-cacheable accesses. 0: 64-bit buffer not used to store non-cacheable instruction accesses (1B or 2B size). 1: 64-bit buffer used to store non-cacheable accesses. The 64-bit buffer is available for normal (1B + 2B) accesses. Bits of the non-cacheable region. Instructions are stored in the 64-bit buffer address space as a 64-bit. They stay in the buffer until they are dispatched as follows: until a cache hit occurs, until a cache miss occurs, until a cache controller issues a 64-bit buffer with a cache invalidate instruction, another cache invalidate instruction or a new four-inlines 64-bit.                        |
| 9     | DCM  | Default cache mode. See Section 4.3.3.3, "Caching Modes". 0: Default non-cacheable. 1: Default cacheable.  |
| 8     | DBWB | Default buffer write enable. Defines the default value for enabling buffered writes. Generally, enabling buffered writes provides higher system performance but recovery from access errors can be more difficult for the Cache Controller, requiring access errors or operand errors to always propagate and draining buffered writes empty further disrupted the write instruction from the beginning of the bus. Note that the buffer can cause a dependency problem for non-sequencing code. If DCM is 1, and a cache invalidate access uses the 64-bit buffer, instructions within cache in the 64-bit buffer with a cache invalidate instruction, another cache invalidate instruction or a new four-inlines 64-bit. |
| 7-6   | —    | Reserved. Should be cleared.   |
| 5     | DWP  | Default write protect. 0: Read and write accesses permitted. 1: Write accesses not permitted.  |
| 4-3   | —    | Reserved. Should be cleared.   |




# Cache Programming Model

| Bit   | Name | Description  |
|-------|------|--|
| 31-24 | BA   | Base address. Compared with ACR1[24]. Entries addresses that match are assigned the access control attributes of the region.   |
| 23-16 | BA0P | Base address mask. Setting a 0 in this mask means the corresponding bit in setting on-line BA0 bits can allow contiguous regions exceeding 16 bytes. BA0P can define multiple topological regions. |
| 15    | BA1  | Cache. Entries in entries the other ACR1 bits.   |
| 14    | BA0  | Access control attributes disabled. 0: Access control attributes disabled. 1: Access control attributes enabled.   |

| Bit   | Name | Description  |
|-------|------|--|
| 14-13 | SM   | Supervisor mode. Specifies whether only user or supervisor accesses are allowed in this address range. 0: User accesses only in user mode. 1: User accesses only in supervisor mode. 2: Enable cache matching on all accesses.   |
| 12-7  | —    | Reserved. Should be cleared.   |
| 6     | CM   | Cache mode. Defines whether the memory access is cacheable or non-cacheable. 0: Cacheable. 1: Caching disabled. 2: Caching enabled.  |
| 5     | DBWB | Buffered write enable. Generally, the enabling of buffered writes provides higher system performance but recovery from access errors may be more difficult. For the Cache Controller, requiring access errors or operand errors to always propagate the enabling buffered writes further disrupted the write instruction from the beginning of the bus. Note that the buffer can cause a dependency problem for non-sequencing code. If DCM is 1, and a cache invalidate access uses the 64-bit buffer, instructions within cache in the 64-bit buffer with a cache invalidate instruction, another cache invalidate instruction or a new four-inlines 64-bit. |
| 4-3   | —    | Reserved. Should be cleared.   |
| 2     | DWP  | Default write protect. 0: Read and write accesses permitted. 1: Write accesses not permitted.  |
| 1-0   | —    | Reserved. Should be cleared.   |

Figure 4-6. Access Control Register Format (ACR1)



## SIM

| MBAR Offset                    | [1:24]   | [23:16]                                   | [15:8]                                     | [7:0]  |
|--------------------------------|--|---|--|--|
| 0x00                           | Module base address register (MBAR), after initialization (p. 6-4) |   |  |  |
| 0x04                           | System configuration register (SCR) (p. 6-6)                       | System protection register (SPR) (p. 6-4) |  |  |
| 0x08                           | Power management register (PMR) (p. 6-1)                           |   |  |  |
| 0x0C                           | Reserved   |   | Active low-power register (ALPR) (p. 6-10) |  |
| 0x10                           | Device identification register (DIR) (p. 6-11)                     |   |  |  |
| 0x14                           | Reserved   |   |  |  |
| 0x1C                           | Reserved   |   |  |  |
| Interrupt Controller Registers |  |   |  |  |
| 0x20                           | Interrupt control register 1 (ICR1) (p. 7-4)                       |   |  |  |
| 0x24                           | Interrupt control register 2 (ICR2) (p. 7-4)                       |   |  |  |
| 0x28                           | Interrupt control register 3 (ICR3) (p. 7-4)                       |   |  |  |
| 0x2C                           | Interrupt control register 4 (ICR4) (p. 7-4)                       |   |  |  |
| 0x30                           | Interrupt source register (ISR) (p. 7-6)                           |   |  |  |
| 0x34                           | Programmable interrupt transition register (PITR) (p. 7-7)         |   |  |  |
| 0x38                           | Programmable interrupt callback register (PICR) (p. 7-7)           |   |  |  |
| 0x3C                           | Reserved   |   |  | Programmable interrupt vector register (PIVR) (p. 7-8) |
| Software Watchdog Registers    |  |   |  |  |
| 0x40                           | Watchdog reset reference register (WRRR) (p. 8-18)                 | Reserved                                  |  | Reserved   |
| 0x44                           | Watchdog interval reference register (WIRR) (p. 8-18)              | Reserved                                  |  | Reserved   |
| 0x48                           | Watchdog counter register (WCR) (p. 8-18)                          | Reserved                                  |  | Reserved   |
| 0x4C                           | Watchdog event register (WER) (p. 8-18)                            | Reserved                                  |  | Reserved   |

34

## System Integration Module

- The System Integration Module provides overall control and arbitration of the bus and serves as the interface between the ColdFire core and the internal peripheral devices
- It provides the following features:
  - Module base address register (MBAR)
  - Interrupt Controller
  - Chip Select module and SDRAM controller interface
  - System protection (watchdog timer)
  - Pin Assignment Register (PAR)
  - Power Management
  - Bus Arbitration

35

## Chip Select Module

- The ColdFire provides
  - 8 dedicated chip selects
  - Address masking for memories ranging from 4K to 2 GB
  - Programmable wait states and port sizes
  - Programmable address setup and hold times
  - SDRAM controller interface with CS7#
  - Global chip select functionality
  - CS0# used to access external boot ROM, in conjunction with BUSW[1:0]

36

## Chip Select Module

| Offset | Name  | Chip Select Register | Reset       |
|--------|-------|----------------------|-------------|
| +0x040 | CSBR0 | CS base register 0   | 0x0000_0x01 |
| +0x044 | CSOR0 | CS option register 0 | 0xFFFF_F078 |
| +0x048 | CSBR1 | CS base register 1   | 0x0000_1300 |
| +0x04C | CSOR1 | CS option register 1 | 0xFFFF_F078 |
| +0x050 | CSBR2 | CS base register 2   | 0x0000_2300 |
| +0x054 | CSOR2 | CS option register 2 | 0xFFFF_F078 |
| +0x058 | CSBR3 | CS base register 3   | 0x0000_3300 |
| +0x05C | CSOR3 | CS option register 3 | 0xFFFF_F078 |
| +0x060 | CSBR4 | CS base register 4   | 0x0000_4300 |
| +0x064 | CSOR4 | CS option register 4 | 0xFFFF_F078 |
| +0x068 | CSBR5 | CS base register 5   | 0x0000_5300 |
| +0x06C | CSOR5 | CS option register 5 | 0xFFFF_F078 |
| +0x070 | CSBR6 | CS base register 6   | 0x0000_6300 |
| +0x074 | CSOR6 | CS option register 6 | 0xFFFF_F078 |
| +0x078 | CSBR7 | CS base register 7   | 0x0000_7700 |
| +0x07C | CSOR7 | CS option register 7 | 0xFFFF_F078 |

37

## CS Base Address Register

| Field | Bit   | BA   | EBI   | BW          | SUPER | TT          | TM    | CTM         | ENABLE |             |       |             |       |             |       |             |
|-------|-------|--|-------|-------------|-------|-------------|-------|-------------|--------|-------------|-------|-------------|-------|-------------|-------|-------------|
| Reset | CSBR0 | 0x0000_0x01  | CSBR1 | 0x0000_1300 | CSBR2 | 0x0000_2300 | CSBR3 | 0x0000_3300 | CSBR4  | 0x0000_4300 | CSBR5 | 0x0000_5300 | CSBR6 | 0x0000_6300 | CSBR7 | 0x0000_7700 |
| Bits  | Name  | Description  |       |             |       |             |       |             |        |             |       |             |       |             |       |             |
| 31-12 | BA    | Base address. The starting address of the memory space covered by the chip select. BA is compared with bits 31-12 of the access to determine whether the current bus cycle is intended for this chip select. Any combination of BA bits can be masked in the associated CSOR.  |       |             |       |             |       |             |        |             |       |             |       |             |       |             |
| 11-10 | EBI   | External bus interface modes. These modes are used to multiplex outputs and determine timing of the appropriate bus interface module onto the device pins.<br>00 16-32 bit SRAM/BROM. For 16-32 bit wide memory devices, with byte strobe inputs.<br>01 CSBR[EBI] = 00 at reset. Affects all chip selects.<br>01 SERAM. One physical bank of CSBRs consisting of 16-256 Mbit devices. CSOR[EBI] must be set to 0x1F. Affects only CS7/SSCS.<br>10 Reserved.<br>11 Use SRAM/BROM timing for 8-bit devices without byte strobe inputs. |       |             |       |             |       |             |        |             |       |             |       |             |       |             |
| 9-8   | BW    | Bus width. Determines data bus size of the memory mapped resource for all chip selects except CS0. It is assumed that boot code for the processor is accessed through the global chip select CS0, so the initial bus width for this chip select must be configured at reset. GSPF_CS0BW[9:8] and GSPF_CS1BW[9:8] are used to program the bus width for CS0 at reset.<br>00 Longword (32 bits)<br>01 Byte (8 bits)<br>10 Word (16 bits)<br>11 Cache line (32 bits)  |       |             |       |             |       |             |        |             |       |             |       |             |       |             |
| 7     | SUPER | Supervisor mode.<br>0 Bus cycle may be in user or supervisor mode (neglecting conditions imposed by setting CTM).<br>1 The chip select asserts a match only if the transfer controller indicates a supervisor mode access. A user access matching BA causes an access error.<br>SUPER, CTM, TT, and TM are used to restrict bus access. For example, if TT and TM indicate a user data access and SUPER and CTM are both set, no accesses can occur.   |       |             |       |             |       |             |        |             |       |             |       |             |       |             |
| 6-5   | TT    | Transfer type. TT and TM may be used to further qualify the address match. If CTM is set, TT and TM must match the access types for the chip select to assert. See the description of TM.  |       |             |       |             |       |             |        |             |       |             |       |             |       |             |

38

## CS Base Address Register

| Bits | Name   | Description   |
|------|--------|---|
| 4-2  | TM     | Transfer modifier. Operates with TT to determine the access type.<br>000 Reserved.<br>001 User data access.<br>010 User instruction access.<br>011 Reserved.<br>100 Supervisor data access.<br>101 Supervisor instruction access.<br>110 Reserved.<br>111 Reserved.<br>10 000-100 Reserved.<br>10 101 Emulator mode data access.<br>10 110 Emulator mode instruction access.<br>10 111 Reserved.<br>11 000 CPU I/O access.<br>11 001 Interrupt acknowledge level 1.<br>11 010 Interrupt acknowledge level 2.<br>11 011 Interrupt acknowledge level 3.<br>11 100 Interrupt acknowledge level 4.<br>11 101 Interrupt acknowledge level 5.<br>11 110 Interrupt acknowledge level 6.<br>11 111 Interrupt acknowledge level 7. |
| 1    | CTM    | Compare TM. Enables comparison between the access type and the TM and TT bits.<br>0 TT and TM register bits do not affect address match.<br>1 TT and TM register bits must match the access type for an address match to occur.   |
| 0    | ENABLE | Enable. Disables/enables the chip select. When disabled, the chip select is never asserted, regardless of the address on the internal bus. ENABLE is 0 at reset, except CS0 which is 1.<br>0 Chip select is disabled, no matches can occur and chip select output cannot assert.<br>1 Chip select is enabled, bus cycles are compared against register contents.  |

39

## CS Option Register

| 31    |   | 12  |      | 11 |      | 10 |     | 9 |          | 8 |   | 7 |    | 6 |    | 2 |     | 1 |  | 0 |  |  |
|-------|---|---|------|----|------|----|-----|---|----------|---|---|---|----|---|----|---|-----|---|--|---|--|--|
| Field | BAM   |   | ASET |    | WRAH |    | RDH |   | EXTBURST |   | — |   | WS |   | RW |   | MRW |   |  |   |  |  |
| Reset | 0xFFFF_F07E   |   |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
| Addr  | RW  |   |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
|       | 0x04 (CS0R); 0x0C (CS0R1); 0x04 (CS0R2); 0x0C (CS0R3); 0x04 (CS0R4); 0x0C (CS0R5); 0x04 (CS0R6); 0x0C (CS0R7) |   |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
| Name  | Name  | Description   |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
| 31-12 | BAM   | Address mask. Masks equivalent CS0R[BA] bits. The BAM setting chooses which BA bits to compare with the corresponding address bit to determine a match.<br>0 Mask address bit<br>1 Compare address bit  |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
| 11    | ASET  | Address setup enable. Controls assertion of chip select with respect to assertion of a valid address that hits in the chip select address space.<br>0 Assert chip select on the rising edge of CLK that address is asserted.<br>1 Delay assertion of chip select for one CLK cycle after address is asserted. During write transfers, both chip select and RW are delayed by 1 clock cycle.<br>RW asserts 1 clock cycle after assertion of the chip select. |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |
| 10    | WRAH  | Controls the address, data, and attribute hold time after the termination, internal or external with TX, of a write cycle that hits in the chip select address space.<br>0 Do not hold address, data, and attribute signals an extra cycle after chip select and RW negate on writes.<br>1 Hold address, data, and attribute signals an extra cycle after CSX and RW negate on writes.  |      |    |      |    |     |   |          |   |   |   |    |   |    |   |     |   |  |   |  |  |

40

## CS Option Register

| Name | Name     | Description  |
|------|----------|--|
| 9    | RDH      | Controls the address and attribute hold time after the termination, internal or external with TX, of a read cycle that hits in the chip select address space.<br>0 Do not hold address and attribute signals an extra cycle after chip select negates on reads.<br>1 Hold address and attribute signals an extra cycle after chip select negates on reads.   |
| 8    | EXTBURST | Enable extended burst. Valid only for CS7. Reserved bit for CS0-15. EXTBURST should be 1 when external SDRAM is configured for a data bus narrower than the width programmed for the MFC072. EB must be set for SDRAM and the EB must be set to the data bus width of the external SDRAM array.<br>Example: If the MFC072 external physical data bus width is 32 or 16 bits but the external SDRAM is 16 bits wide, EXTBURST must be set and EB must be 16 (word) for SDCS.<br>0 Extended bursts are not enabled.<br>1 Extended bursts are enabled.  |
| 7    | —        | Reserved; should be cleared.   |
| 6-2  | WS       | Wait state generator. Specifies the number of wait states (in system clocks) needed before the SBT generates an internal transfer acknowledge signal to terminate the access.<br>0x00: No wait states<br>0x01: 1 wait state<br>0x02: 2 wait states<br>0x0F: External access<br>For SDRAM: WS - Each wait state is 10 clocks early before the bus cycle terminates. OnT indicates a source external to the chip select module terminates the access.<br>For WRAH and RDH accesses: EB codes 00 or 11 and WS = 0x0F - OnT must be driven from an external source to terminate the bus cycle; otherwise the on-chip bus internal monitor issues a bus error exception.<br>For BRAM and RCM accesses with EB = 00 or 11 and WS = 0x0F - OnT, the chip select module terminates the bus cycle after the programmed number of system clocks.<br>For SDRAM accesses with SDCS, EB = 01, and WS = 0x0F, bus cycles are terminated under control of the SDRAM controller.<br>The CS0R[WS] reset default is 0x1E. The default for all other CS0R is 0x00.<br>Caution: Never drive TX as an input to terminate SDRAM peripheral accesses. |
| 1    | RW       | RD and MRW determine whether the selected memory region is read only or write only.<br>0 Read only<br>1 Write only   |
| 0    | MRW      | MRW must be set for value of RW to be taken into consideration.<br>0 Memory covered by chip select is read/write. The memory covered by the chip select is neither read nor write protected.<br>1 RW determines whether memory covered by chip select is read only or write only. A conflict occurs either a read or write protect violation.  |

41

**End of Lecture 1**

42

## UART Module

- The 5272 contains two independent UARTs
- Each UART can be clocked by the CPU, or by an external source
- They each provide extensive interrupt control and baud rate selections, as well as full-duplex receive/transmitter functionality



43

## UART

- Features of the UART are:
  - 24 byte FIFO receiver with FIFO timeout
  - 24 byte FIFO transmitter
  - Independently programmable receiver and transmitter clock sources
  - Programmable data format, from 5-8 data bits, with various parity features and different numbers of stop bits
  - Each channel can be programmed for automatic echo, local loop-back, or remote loop-back mode
  - Automatic wake-up mode for multi-drop applications
- UART registers are only accessible as bytes

44

## UART Programming Model

| MSAR Offset | [31:30] | [29:16]   | [15:8] | [7:0] |
|-------------|---------|---|--------|-------|
| 0x11C       | 0x11C   | Reserved Do not access. <sup>1</sup>  | ---    | ---   |
| 0x11C       | 0x11C   | UART divider lower register—(DCLn) [p. 16-18]                                 | ---    | ---   |
| 0x11D       | 0x11D   | Reserved UART autobaud register (UBn—(UBnRn)) [p. 16-18]                      | ---    | ---   |
| 0x11E       | 0x11E   | Reserved Do not access. <sup>2</sup>  | ---    | ---   |
| 0x11F       | 0x11F   | Reserved UART autobaud register LUBn—(LUBnRn) [p. 16-18]                      | ---    | ---   |
| 0x120       | 0x120   | Reserved Do not access. <sup>2</sup>  | ---    | ---   |
| 0x120       | 0x120   | UART Transmitter FIFO registers—(TFn) [p. 16-17]                              | ---    | ---   |
| 0x12C       | 0x12C   | Reserved UART Receiver FIFO registers—(RFn) [p. 16-17]                        | ---    | ---   |
| 0x130       | 0x130   | Reserved UART Functional Processor Encoder Control registers (FCn) [p. 16-17] | ---    | ---   |
| 0x134       | 0x134   | Reserved UART input port registers—(IPn) [p. 16-18]                           | ---    | ---   |
| 0x138       | 0x138   | Reserved Do not access. <sup>2</sup>  | ---    | ---   |
| 0x138       | 0x138   | Reserved UART output port (not recommended) registers—(OPn) [p. 16-18]        | ---    | ---   |
| 0x13C       | 0x13C   | Reserved Do not access. <sup>2</sup>  | ---    | ---   |
| 0x13C       | 0x13C   | Reserved UART output port (not recommended) registers—(OPn) [p. 16-18]        | ---    | ---   |

45

## UART Mode Register 1

- The UART Mode Register 1 (UMR1n) sets the configuration of the UART register such as parity mode and parity type
- It can be read or written when the mode register points to it
- After UMR1n has been read or written, the pointer then points to UMR2n

| Field   | 7  | 6   | 5  | 4  | 3 | 2 | 1 | 0   |
|---------|--|-----|----|----|---|---|---|-----|
| RxRTS   | RxRGFFULL  | ERR | PM | PT |   |   |   | B/C |
| Reset   | 0000_0000  |     |    |    |   |   |   |     |
| R/W     | R/W  |     |    |    |   |   |   |     |
| Address | MBAR + 0x100 (UART0), 0x140 (UART 1). After UMR1n is read or written, the pointer points to UMR2n. |     |    |    |   |   |   |     |

Figure 16-2. UART Mode Registers 1 (UMR1n)

46

## UART Mode Register 2

- The UMR2n further configures the UART by setting configuration such as the channel mode (normal, echo, or loop-back), stop bit length control
- It can be read or written when the mode register points to it, which is the case after a read/write of UMR1n

| Field   | 7   | 6     | 5 | 4 | 3 | 2 | 1 | 0  |
|---------|---|-------|---|---|---|---|---|----|
| CM      | TxRTS   | TxC1S |   |   |   |   |   | SB |
| Reset   | 0000_0000   |       |   |   |   |   |   |    |
| R/W     | R/W   |       |   |   |   |   |   |    |
| Address | MBAR + 0x100, 0x140. After UMR1n is read or written, the pointer points to UMR2n. |       |   |   |   |   |   |    |

Figure 16-3. UART Mode Register 2 (UMR2n)

47

## UART Command Register

- The UART Command Registers UCRn supply commands to the UART module
- Only multiple commands that do not conflict can be specified at one time
- For example, RESET UART and ENABLE UART cannot be specified at the same time

| Field   | 7                   | 6 | 5 | 4  | 3 | 2 | 1 | 0  |
|---------|---------------------|---|---|----|---|---|---|----|
| ENAB    | MISC                |   |   | TC |   |   |   | RC |
| Reset   | 0000_0000           |   |   |    |   |   |   |    |
| R/W     | Write only          |   |   |    |   |   |   |    |
| Address | MBAR + 0x108, 0x148 |   |   |    |   |   |   |    |

Figure 16-6. UART Command Registers (UCRn)

48



## UCR Fields

| Bits   | Value                            | Command | Description   |
|--|----------------------------------|---------|---|
| 7  | ENABLE                           | ---     | Enables transmit.<br>0: Disabled (disabled).<br>1: Enabled (enabled). The transmission data is initialized from the first received character. If the receive register is disabled, the transmit data is not updated and the transmit data is not updated. The transmit data has been calculated and stored in the UCRnTXDR registers. UCRnTXDR and UCRnTXDR must be initialized to 0x00 before enabling transmit.   |
| <b>RC</b> (This field selects a single command.) |                                  |         |   |
| 000  | NO COMMAND                       | ---     | Reserved, do not use.   |
| 001  | RECEIVE MODE REGISTER ENABLE     | ---     | Causes the mode register pointer to point to UCRnRXDR.  |
| 010  | RECEIVE RECEIVER                 | ---     | Immediately disables the receiver, clears UCRnRXDR (FIFO, RXDRn) and initializes the receiver FIFO pointer. No other registers are affected. Because it clears the receiver in a frozen state, use this command instead of RECEIVER_DISABLE when investigating the receiver.  |
| 011  | RECEIVE TRANSMITTER              | ---     | Disables the transmitter and clears UCRnTXDR (FIFO, TXDRn). No other registers are affected. Because it clears the transmitter in a frozen state, use this command instead of TRANSMITTER_DISABLE when investigating the transmitter.   |
| 100  | RECEIVE BRUSH (FIFO CLR)         | ---     | Clears UCRnRXDR (FIFO CLR). This command is used to clear all data bits when a data flush is required.  |
| 101  | RECEIVE BRUSH (CONTROL REGISTER) | ---     | Clears the data brush register (UCRnRXDR).  |
| 110  | STOP BRUSH                       | ---     | Prevents further use of the transmitter in enable. This brush may be disabled up to one bit time. If the transmitter is active, the brush starts when character transmission completes. The brush is reset and any character in the transmitter shift register is sent. Any character in the transmitter holding register is sent after the brush. The transmitter must be enabled for the command to be enabled. This command operates the state of RTS. |
| 111  | STOP BRUSH                       | ---     | Causes the CPU to stop until the data brush is reset. Any characters in the transmitter buffer are sent.  |
| <b>TX</b> (This field selects a single command.) |                                  |         |   |
| 00   | NO ACTION TAKEN                  | ---     | Causes the transmitter to stay in its current mode. If the transmitter is enabled, it remains enabled. If the transmitter is disabled, it remains disabled.   |
| 01   | TRANSMITTER ENABLE               | ---     | Enables operation of the transmitter. UCRnTXDR (FIFO, TXDRn) are set if the transmitter is already enabled. This command has no effect.   |
| 10   | TRANSMITTER DISABLE              | ---     | Disables transmitter operation and clears UCRnTXDR (FIFO, TXDRn). If a character is being sent when the transmitter is disabled, transmission completes before the transmitter becomes inactive. If the transmitter is already disabled, the command has no effect.   |
| 11   | ---                              | ---     | Reserved, do not use.   |

49

## UCR Fields

| Bits   | Value            | Command | Description  |
|--|------------------|---------|--|
| <b>RC</b> (This field selects a single command.) |                  |         |  |
| 00   | NO ACTION TAKEN  | ---     | Causes the receiver to stay in its current mode. If the receiver is enabled, it remains enabled; if disabled, it remains disabled.   |
| 01   | RECEIVER ENABLE  | ---     | If the UART module is not in multibyte mode (UMRn[PM] = 11), RECEIVER_ENABLE enables the character's receiver and forces it into search-for-start-bit state. If the receiver is already enabled, this command has no effect.   |
| 10   | RECEIVER DISABLE | ---     | Disables the receiver immediately. Any character being received is lost. The command does not affect receiver status bits or other control registers. If the UART module is programmed for lock-loop-back or multibyte mode, the receiver operates even though this command is selected. If the receiver is already disabled, the command has no effect. |
| 11   | ---              | ---     | Reserved, do not use.  |

50

## UART Receive Buffer

- The Receive buffer contains one serial shifter and a 24 byte FIFO
- The CPU reads from the top of the stack while the RxD shifts and updates from the bottom
- RB contains the character in the receiver




Figure 16-7. UART Receiver Buffer (URBn)

51

## UART Transmitter Buffer

- The Transmitter also consists of a 24 byte buffer and a transmit shift register
- The transmitter automatically inhibits writing of any more characters while the FIFO is full

|         |                     |   |
|---------|---------------------|---|
| Field   | 7                   | 0 |
| Reset   | 0000_0000           |   |
| R/W     | Write only          |   |
| Address | MBAR + 0x10C, 0x14C |   |

Figure 16-8. UART Transmitter Buffers (UTBn)

52

---

---

---

---

---

---

---

---

---

---

---

---

## UART – Multidrop

- The MCF5272 UART has an advanced feature enabling it to operate in a wake-up mode for multi-drop or multi-processor applications
- In this mode a master can transmit an address character followed by a block of data characters targeted for one of up to 256 slaves
- The slaves have their receivers disabled, but they still continue to monitor the master's data stream

53

---

---

---

---

---

---

---

---

---

---

---

---

## UART – Multidrop




Figure 16-30. Multidrop Mode Timing Diagram

54

---

---

---

---

---

---

---

---

---

---

---

---

# GPIO

- The MCF5272 provides up to 48 General Purpose IO ports
- The GPIO ports are multiplexed with other module signals and must be selected appropriately
- To avoid indeterminate read values and reduce power consumption, internal pull-up resistors are active immediately after a reset

| MBAR Offset | 20-24                                  | 25-26                        | 27-31 | 32 |
|-------------|--|------------------------------|-------|----|
| 0x0000      | Port A Control Register (PACNT)        |                              |       |    |
| 0x0004      | Port A Data Direction Register (PADDR) | Reserved                     |       |    |
| 0x0008      | Reserved                               | Port A Data Register (PADAT) |       |    |
| 0x000C      | Port B Control Register (PBCNT)        |                              |       |    |
| 0x0010      | Port B Data Direction Register (PBDDR) | Reserved                     |       |    |
| 0x0014      | Reserved                               | Port B Data Register (PBDAT) |       |    |
| 0x0018      | Port C Data Direction Register (PCDDR) | Reserved                     |       |    |
| 0x001C      | Reserved                               | Port C Data Register (PCDAT) |       |    |
| 0x0020      | Port D Control Register (PDCNT)        |                              |       |    |

# GPIO registers

| MBAR Offset | [31:24]                                | [23:16]                      | [15:8] | [7:0] |
|-------------|--|------------------------------|--------|-------|
| 0x0000      | Port A Control Register (PACNT)        |                              |        |       |
| 0x0004      | Port A Data Direction Register (PADDR) | Reserved                     |        |       |
| 0x0008      | Reserved                               | Port A Data Register (PADAT) |        |       |
| 0x000C      | Port B Control Register (PBCNT)        |                              |        |       |
| 0x0010      | Port B Data Direction Register (PBDDR) | Reserved                     |        |       |
| 0x0014      | Reserved                               | Port B Data Register (PBDAT) |        |       |
| 0x0018      | Port C Data Direction Register (PCDDR) | Reserved                     |        |       |
| 0x001C      | Reserved                               | Port C Data Register (PCDAT) |        |       |
| 0x0020      | Port D Control Register (PDCNT)        |                              |        |       |

# Port A Control Register




Figure 17-1. Port A Control Register (PACNT)

## PACNT

| Bits  | Name    | Description   |
|-------|---------|---|
| 31-30 | PACNT15 | Configure pin M3. If this pin is programmed to function as INT5, it is not available as a GPIO.<br>00 PA15<br>01 DINT1<br>1x Reserved |
| 29-28 | PACNT14 | Configure pin M2.<br>00 PA14<br>01 SREG2<br>1x Reserved   |
| 27-26 | PACNT13 | Configure pin L3.<br>00 PA13<br>01 DFSC3<br>1x Reserved   |
| 25-24 | PACNT12 | Configure pin L2.<br>00 PA12<br>01 DFSC2<br>1x Reserved   |
| 23-22 | PACNT11 | Configure pin L1.<br>00 PA11<br>01 Reserved<br>10 QSPI_CS1<br>11 Reserved   |
| 21-20 | PACNT10 | Configure pin K5.<br>00 PA10<br>01 SREG0<br>1x Reserved   |
| 19-18 | PACNT9  | Configure pin J3.<br>00 PA9<br>01 DINT0<br>1x Reserved  |

58

## PADDR

|       |                     |
|-------|---------------------|
| 15    | 0                   |
| Field | PADDR               |
| Reset | 0000_0000_0000_0000 |
| R/W   | Read/Write          |
| Addr  | MSBAR + 0x0004      |

Figure 17-4. Port A Data Direction Register (PADDR)

Table 17-9. PADDR Field Descriptions

| Bits | Name  | Description   |
|------|-------|---|
| 15-0 | PADDR | Data direction bits. Each data direction bit selects the direction of the signal as follows:<br>0 Signal is defined as an input.<br>1 Signal is defined as an output. |

59

## Queued SPI

- Programmable queue to support up to 16 transfers without user intervention
- Supports transfer sizes of 8 to 16 bits in 1-bit increments
- Four peripheral chipselect lines to control up to 15 devices
- Baud rates from 129.4 Kbps to 33 Mbps at 66 MHz
- Programmable delays before and after transfers



60

## QSPI

- The QSPI uses a dedicated 80 byte SRAM to provide for:
  - 16 command control bytes
  - 16 data write bytes
  - 16 data read bytes
- Each byte corresponds to one queue entry from 0x00 to 0x0F

| Relative Address | Register | Function     |
|------------------|----------|--------------|
| 0x00             | QTRQ     | Transmit RAM |
| 0x01             | QTRN     | 16 bits wide |
| -                | -        |              |
| -                | -        |              |
| 0x0F             | QTRIS    |              |
| 0x10             | QRRQ     | Receive RAM  |
| 0x11             | QRR1     | 16 bits wide |
| -                | -        |              |
| -                | -        |              |
| 0x1F             | QRR15    |              |
| 0x20             | QCRQ     | Command RAM  |
| 0x21             | QCR1     | 8 bits wide  |
| -                | -        |              |
| -                | -        |              |
| 0x2F             | QCR15    |              |

61

---

---

---

---

---

---

---


---

---

---

## QSPI

- Clocking and Data Transfer Example



62

---

---

---

---

---

---

---


---

---

---

## SDRAM Controller

- The MCF5272 SDRAM controller provides a glueless interface to a variety of SDRAM devices
- Data bus width sizes of 16 or 32
- 16- to 256-Mbit device support



63

---

---

---

---

---

---

---

---

---

---

# DMA Controller

- The 5272 provides a one-channel DMA controller which supports memory-to-memory transfers that can be used for block-data moves
- The DMA Mode Register controls various DMA operations, in particular that of addressing modes




Figure 10-1. DMA Mode Register (DMR)




# DMR

| Bits  | Name               | Description  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
|-------|--------------------|--|------|--------------------|------------------------|----|----------|---|----|------|---|----|------|---|----|--------------------|---------------------------|
| 31    | RESET              | Reset writing a 1 to this location causes the DMA controller to reset to a condition where no transfers are being done. (0 is internal, processing one transfer)   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 30    | EN                 | Enable. Enable enables the DMA channel. (0 is disabled, processing one transfer)<br>1 DMA transfers are disabled.<br>0 DMA transfers are enabled. The DMA controller can respond to requests from the processor or the CPU or other requests in burst mode, as long as the conditions described under the DMA Mode Register Member SRC5 (1) (DMA channel trigger) are met.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 29-28 | —                  | Reserved. Should be ignored.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 27-16 | RQM                | Request mode. Determines the request mode of the channel. This member is:<br>00 Reserved. Do not use.<br>01 User data access.<br>10 User code access.<br>11 User address access. Both the DMA source and DMA destination are memory addresses. The MCF5272 supports only dual address request mode.  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 15-10 | —                  | Reserved. Should be ignored.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 14-13 | DMR                | Destination addressing mode for the channel.<br>00 User data access.<br>01 User code access.<br>10 User address access.<br>11 Reserved. Do not use.  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 12-10 | DSTI               | Destination addressing size. Used internal to the MCF5272 to qualify the address bits. This value should be compatible with the CSCLR[7:6] value used for external RAM or peripheral device access.<br>000 Reserved.<br>001 User data access.<br>010 User code access.<br>011 Reserved.<br>100 Reserved.<br>101 Supervisor data access.<br>110 Supervisor code access.<br>111 Reserved.  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 9-4   | DSTS               | Destination data transfer size. The DMA controller buffers data from the source address. Data transfer size is determined by the length of the destination address. The data transfer size is determined by the length of the destination address. There is a possibility to configure source accesses to be burst type and destination accesses to be burst type. In this case, the data transfer size is determined by the length of the destination address. The most efficient data transfer method is to use longword or line burst transfer types.<br><table border="1"> <thead> <tr> <th>DSTS</th> <th>Data Transfer Type</th> <th>Address Incremented by</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Longword</td> <td>4</td> </tr> <tr> <td>01</td> <td>Byte</td> <td>1</td> </tr> <tr> <td>10</td> <td>Word</td> <td>2</td> </tr> <tr> <td>11</td> <td>16-byte line burst</td> <td>16. Valid only for SDRAM.</td> </tr> </tbody> </table> | DSTS | Data Transfer Type | Address Incremented by | 00 | Longword | 4 | 01 | Byte | 1 | 10 | Word | 2 | 11 | 16-byte line burst | 16. Valid only for SDRAM. |
| DSTS  | Data Transfer Type | Address Incremented by   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 00    | Longword           | 4  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 01    | Byte               | 1  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 10    | Word               | 2  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 11    | 16-byte line burst | 16. Valid only for SDRAM.  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 3     | —                  | Reserved. Should be ignored.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 2     | —                  | Reserved. Should be ignored.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 1     | SRQM               | Source address mode of the channel.<br>0 User data access.<br>1 User code access.  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |



# DMR

| Bits | Name               | Description   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
|------|--------------------|---|------|--------------------|------------------------|----|----------|---|----|------|---|----|------|---|----|--------------------|---------------------------|
| 4-2  | SRCI               | Source addressing type. Used internal to the MCF5272 to qualify the address bits. The value should be compatible with the CSCLR[7:6] value used for external RAM or peripheral device access.<br>000 Reserved.<br>001 User data access.<br>010 User code access.<br>011 Reserved.<br>100 Reserved.<br>101 Supervisor data access.<br>110 Supervisor code access.<br>111 Reserved.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 1-0  | SRC5               | Source data transfer type. Determines the amount of data the DMA controller fetches and buffers data from the source address. When there are enough bytes to perform a destination data write of the size programmed in DSTS, the data is written to the destination address. Thus, source accesses can be longword type and destination addresses can be line burst type. In this case, 4 longword reads are performed followed by an indivisible burst write of 4 longwords. The most efficient data transfer method is to use longword or line burst transfer types.<br><table border="1"> <thead> <tr> <th>SRC5</th> <th>Data Transfer Type</th> <th>Address Incremented by</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Longword</td> <td>4</td> </tr> <tr> <td>01</td> <td>Byte</td> <td>1</td> </tr> <tr> <td>10</td> <td>Word</td> <td>2</td> </tr> <tr> <td>11</td> <td>16-byte line burst</td> <td>16. Valid only for SDRAM.</td> </tr> </tbody> </table> | SRC5 | Data Transfer Type | Address Incremented by | 00 | Longword | 4 | 01 | Byte | 1 | 10 | Word | 2 | 11 | 16-byte line burst | 16. Valid only for SDRAM. |
| SRC5 | Data Transfer Type | Address Incremented by  |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 00   | Longword           | 4   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 01   | Byte               | 1   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 10   | Word               | 2   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |
| 11   | 16-byte line burst | 16. Valid only for SDRAM.   |      |                    |                        |    |          |   |    |      |   |    |      |   |    |                    |                           |



## DMA Address Registers

- The DMA Source Address Register (DSAR) provides a 32-bit address which the DMA controller drives onto the internal bus for all the channel's read accesses
- In the same fashion, the DMA Destination Address Register (DDAR) provides the address which the DMA controller provides to the bus for all write operations
- The DMA Byte Count Register (DBCR) provides the number of bytes which need to be transferred

67

---

---

---

---

---

---

---

---

---

---

## Ethernet Module

- Full compliance with IEEE 802.3 standard
- Supports three different physical interfaces
  - 100 Mbps Media Independent Interface (MII)
  - 10 Mbps MII
  - 10 Mbps seven-wire interface
- 448 byte on-chip transmit and receive FIFO, which works in conjunction with the DMA engine



68

---

---

---

---

---

---

---

---

---

---

## Fast Ethernet Controller

- The Fast Ethernet Controller is designed to work with little host intervention
- As soon as the driver enables the FEC transmitter, the FEC fetches the first FEC transmit buffer descriptor (TxBD), and if there is a frame ready to be transferred, the DMA transmit of the data buffer starts immediately




Figure 11-3. Ethernet Frame Format

69

---

---

---

---

---

---

---

---

---

---

# FEC

- When the transmit FIFO contains 512 bits of data, the FEC asserts the E\_TxEN and starts transmitting the preamble sequence, the start-of-frame delimiter, and then the frame data
- If the line is busy, the controller defers transmission (carrier sense is active)
- If the carrier sense goes inactive, the controller waits to verify that it stays inactive for 60 bit times, and if so, the transmission begins after waiting an additional 36 bit times
- If a collision occurs, the FEC follows the specified back-off procedures and retransmits until the retry limit is reached
- The FEC stores the first 64 bytes of the transmit frame in internal RAM so it doesn't need to be retrieved

---

---

---

---

---

---

---

---

# Ethernet Programming Model

| Offset | Name  | Width | Description                                     |
|--------|-------|-------|---|
| Dd40   | ECR   | 32    | Ethernet control register. (p. 11-12)           |
| Dd44   | ISR   | 32    | Interrupt event register. (p. 11-12)            |
| Dd48   | EMR   | 32    | Interrupt mask register. (p. 11-14)             |
| Dd4C   | IVSR  | 32    | Interrupt vector status register. (p. 11-14)    |
| Dd50   | RDAR  | 32    | Receive descriptor active register. (p. 11-15)  |
| Dd54   | TDAR  | 32    | Transmit descriptor active register. (p. 11-15) |
| Dd58   | UMFR  | 32    | MI management frame register. (p. 11-17)        |
| Dd64   | MSCR  | 32    | MI speed control register. (p. 11-18)           |
| Dd6C   | PRBR  | 32    | FFD receive bound register. (p. 11-20)          |
| Dd70   | PRDR  | 32    | FFD receive start register. (p. 11-20)          |
| Dd7C   | TPSR  | 32    | FFD transmit start register. (p. 11-20)         |
| Dd84   | TPVDR | 32    | Transmit FFD watermark. (p. 11-21)              |
| Dd88   | PCR   | 32    | Receive control register. (p. 11-22)            |
| Dd8C   | FLR   | 32    | Maximum frame length register. (p. 11-24)       |
| Dd94   | TCR   | 32    | Transmit control register. (p. 11-25)           |
| Dc00   | MAUR  | 32    | Lower 32-bits of MAC address                    |
| Dc04   | MAUR  | 32    | Upper 16-bits of MAC address                    |
| Dc08   | HTUR  | 32    | Upper 32-bits of hash table. (p. 11-27)         |
| Dc0C   | HTLR  | 32    | Lower 32-bits of hash table. (p. 11-27)         |
| Dc10   | EPDGR | 32    | Pointer to receive descriptor ring. (p. 11-28)  |
| Dc14   | ETDGR | 32    | Pointer to transmit descriptor ring. (p. 11-28) |
| Dc18   | EMBR  | 32    | Maximum receive buffer size. (p. 11-29)         |
| Dc1C   | EPFPO | 32    | FFD PAID space                                  |
| Dc1F   | EPFPO | 32    | FFD PAID space                                  |

---

---

---

---


---

---

---

---

# Universal Serial Bus



---

---

---

---

---

---

---

---



## USB

- USB uses four wires, two for data and two for power, and operates at a full data rate of 12Mbps
- The MCF5272 USB includes the following features
  - Full compliance with USB 1.1
  - Supports either internal or external USB transceiver
  - Programmable 512 byte receive and transmit FIFO buffers
  - USB device controller with protocol control and administration for up to eight endpoints, 16 interfaces, and 16 configurations
  - Independent interrupts for each endpoint
  - Remote wakeup

73

---

---

---

---

---


---

---

---

## Timer Module

- The Timer module has four identical general-purpose 16-bit timers and a software watchdog timer
- Maximum period of 4 seconds at 66 MHz
- 15-ns resolution
- Programmable clock sources
- Free run and restart modes



74

---

---

---

---

---

---

---

---

## Timer

- A timer can be configured to count until a reference is reached, at which point it can either start a new time count immediately, or continue to run.
- Upon reaching a reference value, the timer can issue an interrupt
- Also, timers 0 and 2 are capable of outputting a signal on the timer outputs TOUT0 and TOUT1, which can be either an active-low pulse or a toggle of the current output
- Timers are also capable of latching counter values when the corresponding input capture edge detector detects a predefined transition, and this too can generate an interrupt

75

---

---

---

---

---

---

---

---

## Timer Mode Register

| Field    | 15  | 8   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|---|---|---|---|---|---|---|---|
| Field    | PRESCALER (PS)  |   |   |   |   |   |   |   |   |   |
| Reset    | 0000_0000_0000  |   |   |   |   |   |   |   |   |   |
| R/W      | Read/Write  |   |   |   |   |   |   |   |   |   |
| Addr     | MBAR + 0x200 (TMR0); 0x220 (TMR1); 0x240 (TMR2); 0x260 (TMR3) |   |   |   |   |   |   |   |   |   |
| Bit Name | Description   |   |   |   |   |   |   |   |   |   |
| 15:8     | PS  | Prescaler. Programmed to divide the clock input by values from 1 to 256. The value 0000_0000 divides the clock by 1; the value 1111_1111 divides the clock by 256.  |   |   |   |   |   |   |   |   |
| 7:4      | CE  | Capture edge and enable interrupt.<br>00: Disable capture and interrupt on capture event.<br>01: Capture on rising edge only and generate interrupt on capture event.<br>10: Capture on falling edge only and generate interrupt on capture event.<br>11: Capture on any edge and generate interrupt on capture event.  |   |   |   |   |   |   |   |   |
| 5        | OM  | Output mode (TMR0 and TMR1 only). Reserved in TMR2 and TMR3.<br>0: Asynchronous for one system clock cycle (15 ns at 66 MHz).<br>1: Toggle output.<br>TC0V is high at reset but is unavaliable externally until the appropriate port control register is configured for this function. See Section 17.2, "Port Control Registers."  |   |   |   |   |   |   |   |   |
| 4        | OR  | Output reference interrupt enable.<br>0: Disable interrupt for reference reached (does not affect interrupt on capture function).<br>1: Enable interrupt upon reaching the reference value if OR is 1 when the TC0VDSZ is set, an immediate interrupt occurs.   |   |   |   |   |   |   |   |   |
| 3        | FRM   | Free run/reset.<br>0: Free run. Timer count continues to increment after the reference value is reached.<br>1: Reset. Timer count is reset immediately after the reference value is reached.  |   |   |   |   |   |   |   |   |
| 2:1      | CLK   | Input clock source for the timer.<br>00: Stop clock.<br>01: Master system clock.<br>10: Timer system clock divided by 16. TR0 and TR1 are external to the MCP5202 and are not synchronized to the system clock, so successive timer lengths may vary slightly.<br>11: Corresponding TR0 pin, TR0 or TR1 falling edge, unless in TR0 and TR0s.<br>The minimum high and low periods for TR0 as the clock source is 1 system clock, which gives a maximum TR0 frequency of 66/2 MHz. |   |   |   |   |   |   |   |   |
| 0        | AST   | Reset timer.<br>0: A transition from 1 to 0 resets the timer. Other register values can be written. The counter timer prescaler are not loaded unless the timer is enabled.<br>1: Enable timer.   |   |   |   |   |   |   |   |   |

76

## Timer Operation

| Field   | 15  | 0 |
|---|---|---|
| Field   | REF (16-bit reference value)                                      |   |
| Reset   | 1111_1111_1111_1111   |   |
| R/W   | Read/Write  |   |
| Addr  | MBAR + 0x204 (TRR0); 0x224 (TRR1); 0x244 (TRR2); 0x264 (TRR3)     |   |
| <b>Figure 15-3. Timer Reference Registers (TRR0–TRR3)</b> |   |   |
| Field   | CAP (16-bit capture counter value)                                |   |
| Reset   | 0000_0000_0000_0000   |   |
| R/W   | Read Only   |   |
| Addr  | MBAR + 0x200 (TCAP0); 0x220 (TCAP1); 0x240 (TCAP2); 0x260 (TCAP3) |   |
| <b>Figure 15-4. Timer Capture Registers (TCAP0–TCAP3)</b> |   |   |
| Field   | COUNT (16-bit timer counter value)                                |   |
| Reset   | 0000_0000_0000_0000   |   |
| R/W   | Read/Write  |   |
| Addr  | MBAR + 0x20C (TCN0); 0x22C (TCN1); 0x24C (TCN2); 0x26C (TCN3)     |   |
| <b>Figure 15-5. Timer Counter (TCN0–TCN3)</b>             |   |   |

77

## Timer Operation

| Field   | 15  | 2 | 1 | 0 |
|---|---|---|---|---|
| Field   | REF CAP   |   |   |   |
| Reset   | 0000_0000_0000_0000   |   |   |   |
| R/W   | Read/Write  |   |   |   |
| Addr  | MBAR + 0x210 (TER0); 0x230 (TER1); 0x250 (TER2); 0x270 (TER3) |   |   |   |
| <b>Figure 15-6. Timer Event Registers (TER0–TER3)</b> |   |   |   |   |

78

